# Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors 


#### Abstract

General Description The MAX6892/MAX6893/MAX6894 pin-selectable, multivoltage supply sequencers/supervisors monitor several voltage-detector inputs and one watchdog input, asserting the respective voltage detector or watchdog output when the inputs drop below the configured voltage thresholds or the watchdog timer expires. The MAX6892 features eight voltage detector inputs and 10 outputs. The MAX6893 features six voltage-detector inputs and eight outputs, while the MAX6894 features four voltage detector inputs and six outputs. A RESET output ensures all monitored inputs are above the set thresholds. The voltage detector outputs are configured as open drain. Manual reset and margin disable inputs offer additional flexibility. The thresholds of the MAX6892/MAX6893/MAX6894 are selected through five logic inputs (TH0-TH4). The logic on these five inputs selects the supply voltage tolerance (5\% or $10 \%$ ) and one of 32 factory-set thresholds settings. Watchdog and reset timeout periods can use factory default settings or are independently adjustable by connecting external capacitors. When any of the monitored voltages falls below its threshold, the respective output asserts and remains asserted for 6.25 ms (typ) after the monitored voltage exceeds the threshold. The outputs can be connected to the shutdown or enable inputs of DC-DC regulators to provide turn-on power sequencing to ensure proper system initialization. The MAX6892 is available in a $5 \mathrm{~mm} \times 5 \mathrm{~mm} \times 0.8 \mathrm{~mm}$, 32-pin, thin QFN package, while the MAX6893/ MAX6894 are available in a $5 \mathrm{~mm} \times 5 \mathrm{~mm} \times 0.8 \mathrm{~mm}, 28-$ pin, thin QFN package. The MAX6892/MAX6893/ MAX6894 are specified to operate over the extended temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$


Applications
Telecommunication/Central Office Systems
Networking Systems
Servers/Workstations
Base Stations
Storage Equipment
Multimicroprocessor/Voltage Systems

Typical Operating Circuit appears at end of data sheet.

Features

- Pin-Selectable or User-Adjustable Voltage Detector Thresholds
- Dedicated $\overline{\text { RESET }}$ and WDO Outputs
- Capacitor-Adjustable Reset and Watchdog Timeout Periods
- Factory-Default Reset and Watchdog Timeout Periods
- Up to Eight Independent, Open-Drain Power-Good Outputs
- Enable Margining Disable and Manual Reset Controls
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Temperature Range
- Small 5mm x 5mm Thin QFN Package
- Few External Components
- $\pm 1 \%$ Threshold Accuracy

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | PKG <br> CODE |
| :--- | :--- | :--- | :---: |
| MAX6892ETJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 Thin QFN | T3255-4 |
| MAX6893ETI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Thin QFN | T2855-8 |
| MAX6894ETI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Thin QFN | T2855-8 |

Pin Configurations


## Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)
PG_, RESET, WDO ................................................-0.3V to +14 V
IN1-IN8, THO-TH4, ENABLE, WDI, MR, MARGIN,
SRT, SWT, VCC ....................................................- 0.3 V to +6 V
DBP .........................................................................-0.3V to +3 V
Input/Output Current (all pins)......................................... $\pm 20 \mathrm{~mA}$

| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| 28-Pin Thin QFN (derate $21.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |  |
| above $+70^{\circ} \mathrm{C}$ ) | 1702 mW |
| 32-Pin Thin QFN (derate $21.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |  |
| above $+70^{\circ} \mathrm{C}$ ). |  |
| Maximum Junction Temperature ................................. $+150^{\circ} \mathrm{C}$ |  |
| Operating Temperature Range ........................ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range ..........................-65 ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10s) |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{I N 1}=V_{I N 6}-V_{I N 8}=G N D, V_{I N 2}-V_{I N 5}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{WDI}=\overline{\mathrm{ENABLE}}=\mathrm{GND}, \mathrm{TH0}-\mathrm{TH} 4=\overline{\mathrm{MARGIN}}=\overline{\mathrm{MR}}=\mathrm{DBP}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1 and 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Range (Note 3) |  | Voltage on either one of IN2-IN5 or VCC that guarantees the part is fully operational |  | 2.7 |  | 5.5 | V |
| Undervoltage Lockout | VuvLo | For 1V < (VIN2-VIN5 or VCC ) < VUVLO, $P G_{-}$are pulled down to GND with a $10 \mu \mathrm{~A}$ current |  |  |  | 2.5 | V |
| Digital Bypass Voltage | VDBP | No load |  | 2.48 | 2.55 | 2.67 | V |
| Supply Current | IcC | $\mathrm{V}_{\text {IN2 }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN1 }}, \mathrm{V}_{\text {IN3 }}-\mathrm{V}_{\text {IN8 }}=\mathrm{GND} \text {, no }$ load |  |  | 0.9 | 1.1 | mA |
| Threshold Accuracy (Table 2) | $\mathrm{V}_{\text {TH }}$ | IN1-IN8, IN_falling | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -1 |  | +1 | \% V $\mathrm{V}_{\text {TH }}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -2 |  | +2 |  |
| Threshold Hysteresis | $\mathrm{V}_{\text {TH-HYS }}$ |  |  | 0.3 |  |  | \% $\mathrm{V}_{\text {TH }}$ |
| Threshold Tempco | $\Delta \mathrm{V}_{\mathrm{TH} /}{ }^{\circ} \mathrm{C}$ |  |  | 10 |  |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Input Leakage Current | In | IN1, IN6-IN8 |  | -50 |  | +50 | nA |
|  |  | IN2-IN5 set as adjustable thresholds |  |  |  |  |  |
| IN2-IN5 Input Impedance | RIN2-IN5 | For IN_ voltages < the highest IN_ supply or < VCC and thresholds are not set as adjustable |  | 290 | 400 | 555 | k $\Omega$ |
| Power-Up Delay | tD-PO | VCC $\geq$ VUVLO |  |  |  | 3 | ms |
| IN_ to PG_ Delay | tD-R | IN_ falling/rising, 100mV overdrive |  | 25 |  |  | $\mu \mathrm{s}$ |
| PG_ Timeout Period | tPG |  |  | 5.625 | 6.25 | 6.875 | ms |
| $\overline{\text { RESET }}$ Default Timeout Period | tRP | $V_{\text {SRT }}=\mathrm{V}_{\mathrm{CC}}$ |  | 180 | 200 | 220 | ms |
| $\overline{\text { RESET }}$ Adjustable Timeout Period | tRP-ADJ | CSRT $=47 \mathrm{nF}$ |  | 135 | 207 | 280 | ms |
| SRT Adjustable Timeout Current | ISRT | $V_{\text {SRT }}=\mathrm{GND}$ |  | 180 | 230 | 280 | nA |

## Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N 1}=V_{I N 6}-V_{I N 8}=G N D, V_{I N 2}-V_{I N 5}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{WDI}=\overline{\mathrm{ENABLE}}=\mathrm{GND}, \mathrm{THO}-\mathrm{TH} 4=\overline{\mathrm{MARGIN}}=\overline{\mathrm{MR}}=\mathrm{DBP}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1 and 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SRT Default Timeout Threshold | VSRT-DEF | $\mathrm{V}_{\text {SRT }} \geq \mathrm{V}_{\text {SRT-DEF, }}$, selects reset default timeout | 1.1 | 1.25 | 1.5 | V |
| SRT Adjustable Timeout Threshold | VSRT-ADJ | (Note 4) | 0.95 | 1.0 | 1.05 | V |
| SRT Adjustable Timeout Discharge Threshold | VSRT-DIS | (Note 5) |  | 100 |  | mV |
| SRT Adjustable Timeout Output Low Discharge Current | ISRT-DIS | $V_{\text {SRT }}=0.3 \mathrm{~V}$ | 0.7 |  |  | mA |
| PG_, $\overline{\text { RESET, }}$, WDO Output Low | VOL | ISINK $=4 \mathrm{~mA}$, output asserted |  |  | 0.4 | V |
| PG_, $\overline{\text { RESET }}, \overline{\text { WDO }}$ Output Initial Pulldown Current | IUV | $\mathrm{V}_{C C} \leq \mathrm{V}^{\text {UVLO }}$, $\mathrm{VPG}_{-}, \overline{\mathrm{RESET}}, \overline{\mathrm{WDO}}=0.8 \mathrm{~V}$ |  | 10 | 40 | $\mu \mathrm{A}$ |
| PG_, $\overline{\mathrm{RESET}}, \overline{\mathrm{WDO}}$ Output OpenDrain Leakage Current | ILKG | Output high impedance | -1 |  | +1 | $\mu \mathrm{A}$ |
| $\overline{\mathrm{MR}}, \overline{\mathrm{MARGIN}}, \overline{\mathrm{ENABLE}}$, TH0-TH4, WDI Input Voltage | VIL |  |  |  | 0.6 | V |
|  | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.4 |  |  |  |
| $\overline{\mathrm{MR}}$ Input Pulse Width | T $\overline{M R}$ |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\overline{\mathrm{MR}}$ Glitch Rejection |  |  | 100 |  |  | ns |
| $\overline{\mathrm{MR}}$ to $\overline{\mathrm{RESET}}$ Delay | tD-MR |  | 2 |  |  | $\mu \mathrm{s}$ |
| $\overline{\mathrm{MR}}$ to DBP Pullup Current | I $\overline{M R}$ | $\mathrm{V} \overline{\mathrm{MR}}=1.4 \mathrm{~V}$ | 5 | 10 | 15 | $\mu \mathrm{A}$ |
| $\overline{\text { MARGIN }}$ to DBP Pullup Current | IMARGIN | $V \overline{\text { MARGIN }}=1.4 \mathrm{~V}$ | 5 | 10 | 15 | $\mu \mathrm{A}$ |
| $\overline{\text { ENABLE }}$ to PG_ Delay | tD-ENPG |  | 200 |  |  | ns |
| ENABLE Pulldown Current |  | $V_{\text {ENABLE }}=0.6 \mathrm{~V}$ | 5 | 10 | 15 | $\mu \mathrm{A}$ |

## Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N 1}=V_{I N 6}-V_{I N 8}=G N D, V_{I N 2}-V_{I N 5}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{WDI}=\overline{\mathrm{ENABLE}}=\mathrm{GND}, \mathrm{THO}-\mathrm{TH} 4=\overline{\mathrm{MARGIN}}=\overline{\mathrm{MR}}=\mathrm{DBP}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1 and 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TH0-TH4 Input Current |  |  |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| WDI Pulldown Current | IWDI | VWDI $=0.6 \mathrm{~V}$ |  | 5 | 10 | 15 | $\mu \mathrm{A}$ |
| WDI Input Pulse Width |  |  |  | 50 |  |  | ns |
| Watchdog Default Timeout Period | twD | $V_{\text {SWT }}=V_{\text {CC }}$ | Initial mode | 92.16 | 102.4 | 112.64 | S |
|  |  |  | Normal mode | 1.44 | 1.6 | 1.76 |  |
| Watchdog Adjustable Timeout Period | twD-ADJ | Cswt $=0.33 \mu \mathrm{~F}$ | Initial mode | 53.7 | 82.5 | 111.9 | s |
|  |  |  | Normal mode | 0.93 | 1.43 | 1.94 |  |
| SWT Adjustable Timeout Current | ISWT | VSWT $=$ GND |  | 180 | 230 | 280 | nA |
| SWT Default Timeout Threshold | VSWT-DEF | VSWT $\geq$ VSWT-DEF, selects watchdog default timeout period |  | 1.1 | 1.25 | 1.5 | V |
| SWT Adjustable Timeout Threshold | VSWT-ADJ | (Note 4) |  | 0.95 | 1.0 | 1.05 | V |
| SWT Adjustable Timeout Discharge Threshold | VSWT-DIS | (Note 5) |  | 100 |  |  | mV |
| SWT Adjustable Timeout Output Low Discharge Current | ISWT-DIS | $\mathrm{V}_{\text {SWT }}=0.3 \mathrm{~V}$ |  | 0.7 |  |  | mA |

Note 1: $100 \%$ production tested at $T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$. Specifications at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ are guaranteed by design
Note 2: Device may be supplied from any one of IN2-IN5, or VCC.
Note 3: The internal supply voltage, measured at $\mathrm{V}_{\mathrm{CC}}$, equals the maximum of IN2-IN5.
Note 4: External capacitor is charged by IS_T when VS_T-DIS < V S_T < VS_T-ADJ.
Note 5: External capacitor is discharged by IS_T-DIS down to VS_T-DIS after VS_T reaches VS_T-ADJ.

# Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors 

Typical Operating Characteristics
$\left(\mathrm{V}_{\text {IN1 }}=\mathrm{V}_{\text {IN6 }}-\mathrm{V}_{\text {IN8 }}=G N D, \mathrm{~V}_{\text {IN2 }}-\mathrm{V}_{\text {IN5 }}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{WDI}=\mathrm{GND}, \mathrm{THO}-\mathrm{TH} 4=\overline{\mathrm{MARGIN}}=\overline{\mathrm{MR}}=\mathrm{DBP}$. Typical values are at $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}.\right)$



NORMALIZED DEFAULT WATCHDOG TIMEOUT PERIOD vs. TEMPERATURE


SUPPLY CURRENT vs. SUPPLY VOLTAGE (Vcc)


NORMALIZED DEFAULT RESET TIMEOUT PERIOD vs. TEMPERATURE


NORMALIZED ADJUSTABLE WATCHDOG TIMEOUT PERIOD vs. TEMPERATURE


NORMALIZED PG_TIMEOUT PERIOD vs. TEMPERATURE


NORMALIZED ADJUSTABLE RESET TIMEOUT PERIOD vs. TEMPERATURE


NORMALIZED IN_THRESHOLD vs. TEMPERATURE


## Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN} 1}=\mathrm{V}_{\mathrm{IN6}}-\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}, \mathrm{V}_{\text {IN2 }}-\mathrm{V}_{\text {IN5 }}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{WDI}=\mathrm{GND}, \mathrm{THO}-\mathrm{TH} 4=\overline{\mathrm{MARGIN}}=\overline{\mathrm{MR}}=\mathrm{DBP}$. Typical values are at $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}.\right)$


IN_THRESHOLD OVERDRIVE (mV)
$\overline{M R}$ TO RESET PROPAGATION DELAY


OUTPUT VOLTAGE LOW
vs. SINK CURRENT



WATCHDOG TIMEOUT PERIOD vs. Cswt


# Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors 

Pin Description

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX6892 | MAX6893 | MAX6894 |  |  |
| 1 | 1 | 1 | PG2 | Open-Drain, Power-Good Output 2. PG2 asserts low when the voltage input at IN2 is below the pin-selectable/adjustable input threshold or ENABLE is pulled high. PG2 deasserts with a factory preset timeout period of 6.25 ms . |
| 2 | 2 | 2 | PG3 | Open-Drain, Power-Good Output 3. PG3 asserts low when the voltage input at IN3 is below the pin-selectable/adjustable input threshold or ENABLE is pulled high. PG3 deasserts with a factory preset timeout period of 6.25 ms . |
| 3 | 3 | 3 | PG4 | Open-Drain, Power-Good Output 4. PG4 asserts low when the voltage input at IN4 is below the pin-selectable/adjustable input threshold or ENABLE is pulled high. PG4 deasserts with a factory preset timeout period of 6.25 ms . |
| 4 | 4 | 4 | GND | Ground |
| 5 | 5 | - | PG5 | Open-Drain, Power-Good Output 5. PG5 asserts low when the voltage input at IN5 is below the pin-selectable/adjustable input threshold or ENABLE is pulled high. PG5 deasserts with a factory preset timeout period of 6.25 ms . |
| 6 | 6 | - | PG6 | Open-Drain, Power-Good Output 6. PG6 asserts low when the voltage input at IN6 is below the pin-selectable/adjustable input threshold or ENABLE is pulled high. PG6 deasserts with a factory preset timeout period of 6.25 ms . |
| 7 | - | - | PG7 | Open-Drain, Power-Good Output 7. PG7 asserts low when the voltage input at IN7 is below the pin-selectable/adjustable input threshold or ENABLE is pulled high. PG7 deasserts with a factory preset timeout period of 6.25 ms . |
| 8 | - | - | PG8 | Open-Drain, Power-Good Output 8. PG8 asserts low when the voltage input at IN8 is below the pin-selectable/adjustable input threshold or ENABLE is pulled high. PG8 deasserts with a factory preset timeout period of 6.25 ms . |
| 9 | 7 | 7 | $\overline{\text { RESET }}$ | Open-Drain, Active-Low Reset Output Stage. $\overline{\text { RESET }}$ asserts low when any monitored input (IN_) is below the selected threshold or manual reset ( $\overline{\mathrm{MR}}$ ) is pulled low. $\overline{\text { RESET }}$ remains low for the reset timeout period after all resetcausing conditions are cleared, and then deasserts. |
| 10 | 8 | 8 | $\overline{\text { WDO }}$ | Open-Drain, Active-Low Watchdog Output Stage. If WDI remains high or low for longer than the watchdog timeout period, the internal watchdog timer runs out and the $\overline{\mathrm{WDO}}$ output asserts low. The internal watchdog timer clears whenever $\overline{\mathrm{RESET}}$ is asserted or WDI sees a rising or falling edge. Connect $\overline{\mathrm{WDO}}$ to $\overline{\mathrm{MR}}$ to automatically assert the $\overline{\text { RESET }}$ output after each watchdog timeout fault. |
| 11 | 9 | 9 | $\overline{\text { MARGIN }}$ | Margin Input. $\overline{\text { MARGIN }}$ holds $\mathrm{PG}_{-}, \overline{\mathrm{RESET}}$, and $\overline{\mathrm{WDO}}$ in their existing states when driven low. Leave $\overline{\text { MARGIN unconnected or connect to DBP if unused. }}$ $\overline{\text { MARGIN }}$ overrides $\overline{\text { MR }}$ if both assert at the same time. $\overline{\text { MARGIN }}$ is internally pulled up to DBP through a $10 \mu \mathrm{~A}$ current source. |
| 12 | 10 | 10 | $\overline{\mathrm{MR}}$ | Active-Low Manual Reset Input. Pull $\overline{\mathrm{MR}}$ low to assert $\overline{\mathrm{RESET}}$. $\overline{\mathrm{RESET}}$ remains asserted for its preset/adjustable reset timeout period when $\overline{\mathrm{MR}}$ is driven/pulled high. $\overline{\mathrm{MR}}$ is internally pulled up to DBP through a $10 \mu \mathrm{~A}$ current source. |
| 13 | 11 | 11 | THO | Threshold Selection Input O. Logic input to select desired thresholds. Connect THO to GND or DBP. See Table 2 for available thresholds. Input has no internal pullup or pulldown. |

# Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors 

Pin Description (continued)

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX6892 | MAX6893 | MAX6894 |  |  |
| 14 | 12 | 12 | TH1 | Threshold Selection Input 1. Logic input to select desired thresholds. Connect TH1 to GND or DBP. See Table 2 for available thresholds. Input has no internal pullup or pulldown. |
| 15 | 13 | 13 | TH2 | Threshold Selection Input 2. Logic input to select desired thresholds. Connect TH2 to GND or DBP. See Table 2 for available thresholds. Input has no internal pullup or pulldown. |
| 16 | 14 | 14 | TH3 | Threshold Selection Input 3. Logic input to select desired thresholds. Connect TH3 to GND or DBP. See Table 2 for available thresholds. Input has no internal pullup or pulldown. |
| 17 | 15 | 15 | TH4 | Threshold Selection Input 4. Logic input to select desired thresholds. Connect TH4 to GND or DBP. See Table 2 for available thresholds. Input has no internal pullup or pulldown. |
| 18 | 16 | 16 | SWT | Watchdog Timeout Adjust Input. Connect SWT to VCc to select the default watchdog timeout period. Connect an external capacitor between SWT and GND to adjust the watchdog timeout period. The adjustable timeout period is calculated by twp $=4.348 \mathrm{E} 6 \times$ CSWT (twp in seconds and CSWT in Farads). Disable the watchdog timer by connecting SWT to GND. |
| 19 | 17 | 17 | SRT | Reset Timeout Adjust Input. Connect SRT to $\mathrm{V}_{\mathrm{CC}}$ to select the default reset timeout period. Connect an external capacitor between SRT and GND to adjust the reset timeout period. The adjustable timeout period is calculated by $\operatorname{tRP}=$ $4.348 \mathrm{EE} \times$ CSwT (trP in seconds and CSRT in Farads). |
| 20 | 18 | 18 | ENABLE | Active-Low, PG_ Enable Input. Pull ENABLE high to force all PG_ outputs low. PG_ outputs remain asserted for their timeout period when ENABLE is driven/pulled low. ENABLE is internally pulled down to GND through a $10 \mu \mathrm{~A}$ current sink. |
| 21 | 19 | 19 | Vcc | Internal Supply Voltage. Bypass $\mathrm{V}_{\mathrm{CC}}$ to GND with a $1 \mu \mathrm{~F}$ capacitor as close to the device as possible. VCC supplies power to the internal circuitry. $\mathrm{V}_{\mathrm{CC}}$ is internally powered from the highest of the monitored IN2-IN5 voltages. Do not use $\mathrm{V}_{\mathrm{CC}}$ to supply power to external circuitry. To externally supply $\mathrm{V}_{\mathrm{CC}}$, see the Powering the MAX6892/MAX6893/MAX6894 section). |
| 22 | 20 | 20 | DBP | Digital Bypass Voltage. DBP supplies power to the output stages. Bypass DBP to GND with a $1 \mu \mathrm{~F}$ capacitor as close to the device as possible. Do not use DBP to supply power to external circuitry. |
| 23 | - | - | IN8 | Input Voltage 8. Select undervoltage threshold using TH0-TH4. See Table 2 For improved noise immunity, bypass IN8 to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible |
| 24 | - | - | IN7 | Input Voltage 7. Select undervoltage threshold using TH0-TH4. See Table 2. For improved noise immunity, bypass IN7 to GND with a $0.1 \mu$ F capacitor as close to the device as possible. |

# Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors 

Pin Description (continued)

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX6892 | MAX6893 | MAX6894 |  |  |
| 25 | 21 | - | IN6 | Input Voltage 6. Select undervoltage threshold using TH0-TH4. See Table 2. For improved noise immunity, bypass IN6 to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. |
| 26 | 22 | - | IN5 | Input Voltage 5. Select undervoltage threshold using TH0-TH4. See Table 2. Power the device through IN2-IN5 or VCC (see the Powering the MAX6892/MAX6893/MAX6894 section). For improved noise immunity, bypass IN5 to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. |
| 27 | 23 | 23 | IN4 | Input Voltage 4. Select undervoltage threshold using TH0-TH4. See Table 2. Power the device through IN2-IN5 or VCC (see the Powering the MAX6892/MAX6893/MAX6894 section). For improved noise immunity, bypass IN4 to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. |
| 28 | 24 | 24 | IN3 | Input Voltage 3. Select undervoltage threshold using TH0-TH4. See Table 2. Power the device through IN2-IN5 or VCC (see the Powering the MAX6892/MAX6893/MAX6894 section). For improved noise immunity, bypass IN3 to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. |
| 29 | 25 | 25 | IN2 | Input Voltage 2. Select undervoltage threshold using TH0-TH4. See Table 2. Power the device through IN2-IN5 or VCC (see the Powering the MAX6892/MAX6893/MAX6894 section). For improved noise immunity, bypass IN2 to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. |
| 30 | 26 | 26 | IN1 | Input Voltage 1. Select undervoltage threshold using TH0-TH4. See Table 2. For improved noise immunity, bypass IN1 to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. |
| 31 | 27 | 27 | WDI | Watchdog Timer Input. Logic input for the watchdog timer function. If WDI is not strobed with a valid low-to-high or high-to-low transition within the watchdog timeout period, the watchdog output asserts low. The watchdog timeout period is externally adjustable with capacitor CSWT or selectable for a fixed internal timeout period. The watchdog has a long timeout period (92.16s minimum fixed or $64 x$ the adjusted short timeout period) after each reset event and a short timeout period (1.44s minimum or an adjusted timeout period) after the first valid WDI transition. |
| 32 | 28 | 28 | PG1 | Open-Drain, Power-Good Output 1. PG1 asserts low when the voltage input at IN1 is below the pin-selectable/adjustable input threshold or ENABLE is pulled high. PG1 deasserts with a factory preset timeout period of 6.25 ms . |
| - | - | 5,6,21, 22 | N.C. | No Connection. Not internally connected. |
| EP | EP | EP | GND | Exposed Paddle. Internally connected to GND. Connect EP to GND or leave floating. |

Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors


# Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors 


#### Abstract

Detailed Description The MAX6892/MAX6893/MAX6894 pin-selectable, multivoltage supply sequencers/supervisors monitor several voltage detector inputs and one watchdog input, asserting the outputs when the respective input thresholds have been reached or a timeout occurs. All versions have an enable manual reset and margin input disable. The MAX6892/MAX6893/MAX6894 voltage thresholds are selected by logic inputs and/or an external voltage-divider. A RESET output ensures all monitored inputs are above the pin-selected/adjustable thresholds. Watchdog and reset timeout periods can use factory default settings or are independently adjustable by connecting external capacitors. In addition, all devices can be powered through the voltage detector inputs alone, or externally supplied from a constant supply on the $\mathrm{V}_{\mathrm{CC}}$ pin (see the Powering the MAX6892/MAX6893/MAX6894 section). The outputs are factory configured as open drain.


## Powering the <br> MAX6892/MAX6893/MAX6894

The MAX6892/MAX6893/MAX6894 derive power from the voltage detector inputs: IN2-IN5 (MAX6892/ MAX6893), IN2-IN4 (MAX6894), or through an externally supplied Vcc. A virtual diode-ORing scheme selects the positive input that supplies power to the device (see the Functional Diagram). The highest input voltage on IN2-IN5 (MAX6892/MAX6893)/IN2-IN4 (MAX6894) supplies power to the device. One of IN2-IN5 (MAX6889/MAX6890)/IN2-IN4 (MAX6891) or Vcc must be at least 2.7 V to ensure proper operation.
Internal hysteresis ensures that the supply input that initially powered the device continues to power the device when multiple input voltages are within 50 mV of each other.
$V_{C C}$ powers the analog circuitry and is the bypass connection for the MAX6892/MAX6893/MAX6894 internal supply. Bypass $\mathrm{V}_{\mathrm{CC}}$ to GND with a $1 \mu \mathrm{~F}$ ceramic capacitor installed as close to the device as possible. The internal supply voltage, measured at VCC, equals the maximum of IN2-IN5. If $\mathrm{V}_{\mathrm{CC}}$ is externally supplied, $\mathrm{V}_{\mathrm{CC}}$ must be at least 200 mV higher than any voltage applied to IN2-IN5 and VCC must be brought up first. $V_{C C}$ always powers the device when all IN_ are factory set as "ADJ." Do not use the internally generated VCC to provide power to external circuitry.

The MAX6892/MAX6893/MAX6894 also generate a digital supply voltage (DBP) for the internal logic circuitry and the output stages. Bypass DBP to GND with a $1 \mu \mathrm{~F}$ ceramic capacitor installed as close to the device as possible. The nominal DBP output voltage is 2.55 V . Do not use DBP to provide power to external circuitry.

Inputs The MAX6892/MAX6893/MAX6894 contain multiple logic and voltage detector inputs. Each voltage detector input is monitored for undervoltage thresholds.

Voltage Detector Inputs (IN_) The MAX6892/MAX6893/MAX6894 offer several monitor options with both pin-selectable and adjustable reset thresholds. The threshold voltage at each adjustable $I N_{-}$input is typically 0.6 V . To monitor a voltage $>0.6 \mathrm{~V}$, connect a resistor-divider network to the circuit as shown in Figure 1:

$$
V_{I N} \text { _TH }=V_{\text {TH }}\left(R_{1}+R_{2}\right) / R_{2}
$$

(Equation 1)
where $\mathrm{V}_{\mathrm{IN}}$ _TH is the desired reset threshold voltage for the respective $I N_{-}$and $V_{T H}$ is the input threshold (0.6V).

Resistors $R_{1}$ and $R_{2}$ can have high values to minimize current consumption due to low-leakage currents. Set $\mathrm{R}_{2}$ to some conveniently high value ( $10 \mathrm{k} \Omega$, for example) and calculate $R_{1}$ based on the desired reset threshold voltage, using the following formula:

$$
R_{1}=R_{2} \times\left(V_{I N_{-}} T H / V_{T H}-1\right)
$$



Figure 1. Adjusting the Monitored Threshold

## Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors

Threshold Logic Inputs (THO-TH4) The THO-TH4 logic inputs select the undervoltage thresholds and tolerance of the IN1-IN8 inputs (MAX6892), IN1-IN6 inputs (MAX6893), and IN1-IN4 inputs (MAX6894). TH0-TH4 define 32 unique options for the supervisor functionality. Connect the respective TH_ to GND for a logic 0 or to DBP for a logic 1. Tables 1 and 2 show the 32 unique threshold options available. TH4 sets
the threshold tolerance of the undervoltage threshold. A logic 1 selects a $5 \%$ supply tolerance and a logic 0 selects $10 \%$ supply tolerance. The MAX6892/MAX6893/ MAX6894 logic determines which thresholds should be used for the IN inputs only at power-up. Use the voltagedivider circuit of Figure 1 and Equation 1 to set the threshold for the user-adjustable inputs as described in the Voltage Detector Inputs (IN_) section.

Table 1. Nominal Monitored Supply Voltages

| SELECTION | TH4-TH0 | MONITORED SUPPLY VOLTAGES (V) |  |  |  |  |  |  |  | SUPPLY TOLERANCE (\%) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IN1 | IN2 | IN3 | IN4 | IN5 | IN6 | IN7 | IN8 |  |
| 1 | 11111 | ADJ | 5 | 3.3 | 2.5 | 1.8 | ADJ | ADJ | ADJ | 5 |
| 2 | 11110 | ADJ | 5 | 3 | 2.5 | 1.8 | ADJ | ADJ | ADJ | 5 |
| 3 | 11101 | ADJ | 5 | 3.3 | 2.5 | ADJ | ADJ | ADJ | ADJ | 5 |
| 4 | 11100 | ADJ | 5 | 3 | 2.5 | ADJ | ADJ | ADJ | ADJ | 5 |
| 5 | 11011 | ADJ | 5 | 3.3 | 1.8 | ADJ | ADJ | ADJ | ADJ | 5 |
| 6 | 11010 | ADJ | 5 | 3 | 1.8 | ADJ | ADJ | ADJ | ADJ | 5 |
| 7 | 11001 | ADJ | 5 | 3.3 | ADJ | ADJ | ADJ | ADJ | ADJ | 5 |
| 8 | 11000 | ADJ | 5 | 3 | ADJ | ADJ | ADJ | ADJ | ADJ | 5 |
| 9 | 10111 | ADJ | 3.3 | 2.5 | 1.8 | ADJ | ADJ | ADJ | ADJ | 5 |
| 10 | 10110 | ADJ | 3 | 2.5 | 1.8 | ADJ | ADJ | ADJ | ADJ | 5 |
| 11 | 10101 | ADJ | 3.3 | 2.5 | ADJ | ADJ | ADJ | ADJ | ADJ | 5 |
| 12 | 10100 | ADJ | 3 | 2.5 | ADJ | ADJ | ADJ | ADJ | ADJ | 5 |
| 13 | 10011 | ADJ | 3.3 | 1.8 | ADJ | ADJ | ADJ | ADJ | ADJ | 5 |
| 14 | 10010 | ADJ | 3 | 1.8 | ADJ | ADJ | ADJ | ADJ | ADJ | 5 |
| 15 | 10001 | ADJ | 3.3 | 2.5 | 1.8 | 1.5 | ADJ | ADJ | ADJ | 5 |
| 16 | 10000 | ADJ | 3 | 2.5 | 1.8 | 1.5 | ADJ | ADJ | ADJ | 5 |
| 17 | 01111 | ADJ | 5 | 3.3 | 2.5 | 1.8 | ADJ | ADJ | ADJ | 10 |
| 18 | 01110 | ADJ | 5 | 3 | 2.5 | 1.8 | ADJ | ADJ | ADJ | 10 |
| 19 | 01101 | ADJ | 5 | 3.3 | 2.5 | ADJ | ADJ | ADJ | ADJ | 10 |
| 20 | 01100 | ADJ | 5 | 3 | 2.5 | ADJ | ADJ | ADJ | ADJ | 10 |
| 21 | 01011 | ADJ | 5 | 3.3 | 1.8 | ADJ | ADJ | ADJ | ADJ | 10 |
| 22 | 01010 | ADJ | 5 | 3 | 1.8 | ADJ | ADJ | ADJ | ADJ | 10 |
| 23 | 01001 | ADJ | 5 | 3.3 | ADJ | ADJ | ADJ | ADJ | ADJ | 10 |
| 24 | 01000 | ADJ | 5 | 3 | ADJ | ADJ | ADJ | ADJ | ADJ | 10 |
| 25 | 00111 | ADJ | 3.3 | 2.5 | 1.8 | ADJ | ADJ | ADJ | ADJ | 10 |
| 26 | 00110 | ADJ | 3 | 2.5 | 1.8 | ADJ | ADJ | ADJ | ADJ | 10 |
| 27 | 00101 | ADJ | 3.3 | 2.5 | ADJ | ADJ | ADJ | ADJ | ADJ | 10 |
| 28 | 00100 | ADJ | 3 | 2.5 | ADJ | ADJ | ADJ | ADJ | ADJ | 10 |
| 29 | 00011 | ADJ | 3.3 | 1.8 | ADJ | ADJ | ADJ | ADJ | ADJ | 10 |
| 30 | 00010 | ADJ | 3 | 1.8 | ADJ | ADJ | ADJ | ADJ | ADJ | 10 |
| 31 | 00001 | ADJ | 3.3 | 2.5 | 1.8 | 1.5 | ADJ | ADJ | ADJ | 10 |
| 32 | 00000 | ADJ | ADJ | ADJ | ADJ | ADJ | ADJ | ADJ | ADJ | - |

# Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors 

Table 2. Threshold Options

| SELECTION | TH4-TH0* | THRESHOLD VOLTAGES $\mathbf{( V )}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IN1 | IN2 | IN3 | IN4 | IN5 | IN6 | IN7 | IN8 |
| 1 | 11111 | 0.60 | 4.62 | 3.06 | 2.31 | 1.67 | 0.60 | 0.60 | 0.60 |  |
| 2 | 11110 | 0.60 | 4.62 | 2.78 | 2.31 | 1.67 | 0.60 | 0.60 | 0.60 |  |
| 3 | 11101 | 0.60 | 4.62 | 3.06 | 2.31 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 4 | 11100 | 0.60 | 4.62 | 2.78 | 2.31 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 5 | 11011 | 0.60 | 4.62 | 3.06 | 1.67 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 6 | 11010 | 0.60 | 4.62 | 2.78 | 1.67 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 7 | 11001 | 0.60 | 4.62 | 3.06 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 8 | 11000 | 0.60 | 4.62 | 2.78 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 9 | 10111 | 0.60 | 3.06 | 2.31 | 1.8 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 10 | 10110 | 0.60 | 2.78 | 2.31 | 1.8 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 11 | 10101 | 0.60 | 3.06 | 2.31 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 12 | 10100 | 0.60 | 2.78 | 2.31 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 13 | 10011 | 0.60 | 3.06 | 1.67 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 14 | 10010 | 0.60 | 2.78 | 1.67 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 15 | 10001 | 0.60 | 3.06 | 2.31 | 1.67 | 1.39 | 0.60 | 0.60 | 0.60 |  |
| 16 | 10000 | 0.60 | 2.78 | 2.31 | 1.67 | 1.39 | 0.60 | 0.60 | 0.60 |  |
| 17 | 01111 | 0.60 | 4.38 | 2.88 | 2.19 | 1.58 | 0.60 | 0.60 | 0.60 |  |
| 18 | 01110 | 0.60 | 4.38 | 2.62 | 2.19 | 1.58 | 0.60 | 0.60 | 0.60 |  |
| 19 | 01101 | 0.60 | 4.38 | 2.88 | 2.19 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 20 | 01100 | 0.60 | 4.38 | 2.62 | 2.19 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 21 | 01011 | 0.60 | 4.38 | 2.88 | 1.58 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 22 | 01010 | 0.60 | 4.38 | 2.62 | 1.58 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 23 | 01001 | 0.60 | 4.38 | 2.88 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 24 | 01000 | 0.60 | 4.38 | 2.62 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 25 | 00111 | 0.60 | 2.88 | 2.19 | 1.8 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 26 | 00110 | 0.60 | 2.62 | 2.19 | 1.8 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 27 | 00101 | 0.60 | 2.88 | 2.19 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 28 | 00100 | 0.60 | 2.62 | 2.19 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 29 | 00011 | 0.60 | 2.88 | 1.58 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 30 | 00010 | 0.60 | 2.62 | 1.58 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |
| 31 | 00001 | 0.60 | 2.88 | 2.19 | 1.58 | 1.31 | 0.60 | 0.60 | 0.60 |  |
| 32 | 00000 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 |  |

* TH4 = '1' selects $7.5 \%$ threshold tolerance, $T H 4=$ ' 0 ' selects $12.5 \%$ threshold tolerance.

Contact factory for alternative thresholds.

# Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors 

## Watchdog Timer

The MAX6892/MAX6893/MAX6894s' watchdog circuit monitors the microprocessor's ( $\mu \mathrm{P}$ 's) activity. If the $\mu \mathrm{P}$ does not toggle the watchdog input (WDI) within the watchdog timeout period, the watchdog output ( $\overline{\mathrm{WDO}}$ ) asserts. The internal watchdog timer is cleared by RESET, or by a transition at WDI (which can detect pulses as short as 50ns). The watchdog timer remains cleared while reset is asserted. The timer starts counting as soon as $\overline{\mathrm{WDO}}$ is released (see Figure 2).
The MAX6892/MAX6893/MAX6894 feature two modes of watchdog timer operation: normal mode and initial mode. At power-up, after a reset event, or after the watchdog timer expires, the initial watchdog timeout is active. After the first transition on WDI, the normal watchdog timeout is active. The initial and normal watchdog timeouts are determined by the value of the capacitor connected between SWT and ground or by connecting SWT to VCC (see the Selecting the Reset and

Watchdog Timeout Capacitor section). The initial watchdog timeout is approximately 64 times the normal watchdog timeout. For example, in initial mode a $1 \mu \mathrm{~F}$ capacitor gives a watchdog timeout period of about 5 min .
If $\overline{\mathrm{WDO}}$ is connected to $\overline{\mathrm{MR}}$, the $\overline{\mathrm{WDO}}$ asserts for a short duration ( $\sim 5 \mu \mathrm{~s}$ ), long enough to assert the RESET output. Asserting RESET clears the watchdog timer and $\overline{W D O}$ goes high. The reset output remains asserted for its timeout period after a watchdog fault. The watchdog timer stays cleared as long as RESET is low.
The watchdog timeout period is determined by the value of the capacitor connected between SWT and ground (see the Selecting the Reset/Watchdog Timeout Capacitor section). Connect SWT to DBP to select fac-tory-programmed watchdog timeout. To disable the watchdog timer connect SWT to GND.


Figure 2. Watchdog, Reset, and Power-Up Timing Diagram

# Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors 


#### Abstract

Manual Reset (MR) Many $\mu$ P-based products require manual reset capability to allow an operator or external logic circuitry to initiate a reset. The manual reset input $(\overline{\mathrm{MR}})$ can connect directly to a switch without an external pullup resistor or debouncing network. $\overline{\mathrm{MR}}$ is internally pulled up to DBP through a $10 \mu \mathrm{~A}$ current source and, therefore, can be left unconnected if unused. $\overline{\mathrm{MR}}$ is designed to reject fast falling transients (typically 100ns pulses) and it must be held low for a minimum of $1 \mu \mathrm{~s}$ to assert $\overline{\mathrm{RESET}}$. After $\overline{\mathrm{MR}}$ transitions from low to high, $\overline{R E S E T}$ remains asserted for the duration of the reset timeout period.


## Margin Output Disable ( $\overline{\text { MARGIN }}$ )

$\overline{M A R G I N}$ allows system-level testing while power supplies exceed the normal ranges. Driving MARGIN low forces PG_, $\overline{\mathrm{RESET}}$, and $\overline{\mathrm{WDO}}$ to hold the last state while system-level testing occurs. Leave MARGIN unconnected or connect to DBP if unused. An internal $10 \mu \mathrm{~A}$ current source pulls $\overline{\mathrm{MARGIN}}$ to DBP. The state of each programmable output, $\overline{\mathrm{RESET}}$, and $\overline{\mathrm{WDO}}$ does not change while $\overline{M A R G I N}=G N D$.

## Enable Input

 $\overline{\text { ENABLE }}$ is an active-high, logic input. Driving ENABLE high pulls all PG_ low. Drive ENABLE high or leave floating for normal operation. ENABLE is internally pulled down to GND through a $10 \mu \mathrm{~A}$ current sink.
## Power-Good Outputs

The MAX6892 features eight power-good outputs, the MAX6893 features six power-good outputs, and the MAX6894 features four power-good outputs. Each output (PG_) responds to its respective input (IN_). Each PG_ is open drain. During power-up, the outputs pull down to GND with an internal 10 A A current sink for 1V $<$ VCC $<$ VuVLO.

## RESET Output

The reset output is typically connected to the reset input of a $\mu \mathrm{P}$. A $\mu \mathrm{P}$ 's reset input starts or restarts the $\mu \mathrm{P}$ in a known state. The MAX6892/MAX6893/MAX6894 supervisory circuits provide the reset logic to prevent code-execution errors during power-up, power-down, and brownout conditions.
$\overline{\text { RESET }}$ changes from high to low whenever one or more input voltage (IN1-IN8) monitors drop below their respective reset threshold voltage or when $\overline{\mathrm{MR}}$ is pulled low for a minimum of $1 \mu \mathrm{~s}$. Once the affected input voltage monitor(s) exceeds its respective reset threshold voltage(s), $\bar{R} E S E T$ remains low for the reset timeout period, then deaaserts.

## Applications Information

## Selecting the Reset/Watchdog Timeout Capacitor

The reset timeout period can be adjusted to accommodate a variety of $\mu \mathrm{P}$ applications. Adjust the reset timeout period (trp) by connecting a capacitor (CSRT) between SRT and ground. Calculate the reset timeout capacitor as follows:

$$
\text { CSRT }=\operatorname{tRP} /(4.348 \times 106)
$$

with tRP in seconds and CSRT in Farads. Connect SRT to VCC for a factory-programmed reset timeout of 200ms (typ).
The watchdog timeout period can be adjusted to accommodate a variety of $\mu \mathrm{P}$ applications. With this feature, the watchdog timeout can be optimized for software execution. The programmer can determine how often the watchdog timer should be serviced. Adjust the watchdog timeout period (twD) by connecting a specific value capacitor (CSWT) between SWT and GND. For normal mode operation, calculate the watchdog timeout capacitor as follows:

$$
\text { CSWT = twD } /\left(4.348 \times 10^{6}\right)
$$

with twD in seconds and CSWT in Farads. Connect SWT to VCC for a factory-programmed watchdog timeout of 1.6 s (normal mode) and 102.4s (initial mode).

CSRT and CSWT must be a low-leakage (<10nA) type capacitor. Ceramic capacitors are recommended.

## Layout and Bypassing

For better noise immunity, bypass each of the voltage detector inputs to GND with $0.1 \mu \mathrm{~F}$ capacitors installed as close to the device as possible. Bypass VCC and DBP to GND with $1 \mu \mathrm{~F}$ capacitors installed as close to the device as possible.

Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors


Chip Information
PROCESS: BiCMOS
$\qquad$

## Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors

Typical Operating Circuit


## Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


## Pin-Selectable, Octal/Hex/Quad, Power-Supply Sequencers/Supervisors

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

| COMMON DIMENSIONS |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. | 16L 5x5 |  |  | 20L 5x5 |  |  | 28L 5x5 |  |  | 32L 5x5 |  |  |
| SYMBOL | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| A1 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 |
| A3 | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  |
| b | 0.25 | 0.30 | 0.35 | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 |
| D | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 |
| E | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 |
| e | 0.80 BSC. |  |  | 0.65 BSC. |  |  | 0.50 BSC . |  |  | 0.50 BSC . |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - |
| L | 0.30 | 0.40 | 0.50 | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 |
| L1 | - | - | - | - | - | - | - | - | - | - | - | - |
| N | 16 |  |  | 20 |  |  | 28 |  |  | 32 |  |  |
| ND | 4 |  |  | 5 |  |  | 7 |  |  | 8 |  |  |
| NE | 4 |  |  | 5 |  |  | 7 |  |  | 8 |  |  |
| JEDEC | WHHB |  |  | WHHC |  |  | WHHD-1 |  |  | WHHD-2 |  |  |

NOTES:

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS
4. THE TERMINAL \#1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL \#1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL \#1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-1 T2855-3 AND T2855-6.
10. WARPAGE SHALL NOT EXCEED 0.10 mm .
11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

DRAWING NOT TO SCALE-

| EXPOSED PAD VARIATIONS |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. <br> CODES | D2 |  |  | E2 |  |  | L | DOWN <br> BONDS |
| MIL. | NOM. | MAX. | MIN. | NOM. | MAX. | $\pm 0.15$ |  |  |
| T1655-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | $* *$ | NO |
| T1655-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | $* *$ | YES |
| T1655N-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | $* *$ | NO |
| T2055-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | $* *$ | NO |
| T2055-3 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | $* *$ | YES |
| T2055-4 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | $* *$ | NO |
| T2055-5 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | 0.40 | Y |
| T2855-1 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | $* *$ | NO |
| T2855-2 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | $* *$ | NO |
| T2855-3 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | $* *$ | YES |
| T2855-4 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | $* *$ | YES |
| T2855-5 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | $* *$ | NO |
| T2855-6 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | $* *$ | NO |
| T2855-7 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | $* *$ | YES |
| T2855-8 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | 0.40 | Y |
| T2855N-1 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | $* *$ | N |
| T3255-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | $* *$ | NO |
| T3255-3 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | $* *$ | YES |
| T3255-4 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | $* *$ | NO |
| T3255N-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | $* *$ | NO |

**SEE COMMON DIMENSIONS TABLE

